ALICE TRD Readout Electronics

Ken Oyama Physikalisches Institut der Universität Heidelberg

Outline:

- 1. ALICE Experiment at LHC
- 2. TRD
- 3. TRD Readout System
 - Requirements
 - Strategy





Heavy Ion Experiments at LHC

The highest energy nuclear experiment! Pb+Pb at 5.5A TeV = 1150 TeV c.m.s. Energy

ATLAS and CMS are considering

ALICE is dedicated for H.I.

Our aim is : QGP study through various proves.



RIKEN Symposium - Advanced Signal Processing in Nuclear Physics

Experimental conditions @ LHC



■ 1 year light ions (eg Ar+Ar) $L \sim \text{few } 10^{27} \text{ to } 10^{29} \text{ cm}^{-2}\text{s}^{-1}$

plus, for ALICE (limited by pileup in TPC): reg. p+p run at 14 TeV $L \sim 10^{29}$ and $< 3x10^{30}$ cm⁻²s⁻¹



(H. Specht, QM 2001, originally from 10 years ago)

2003/7/28

ALICE Experiment at LHC



4

Particle Identification in ALICE

ALICE uses almost all known methods to measure low momentum to high momentum signals.



Transition Radiation Detector

Identification of electrons at p >1 GeV/*c* and high-p_T (3 GeV/c) electron trigger.
 Principle: TR (X-ray) is emitted when a charged particle crosses the boundary of two media of different dielectric constant (ε). X-ray emission probability ∝ γ.
 X-ray is absorbed by the gas: 85% Xe + 15% CO₂.
 TRD measures both *dE/dx* and TR.



2003/7/28

RIKEN Symposium - Advanced Signal Processing in Nuclear Physics

TRD signals: pions, electrons



2003/7/28

RIKEN Symposium - Advanced Signal Processing in Nuclear Physics

Transition Radiator

Sandwich of: Rohacell HF71 (with carbon fiver enforced) Polypropylene fiber (17 μm) Air Thickness total 48 mm.





2003/7/28

Padplane Prototype



■ Huge printed circuit boards, made of thousands of ~ 7 x 80 mm² pads, each one sheared by an angle of 2 degrees.

■ Pos. resolution $r\Delta\phi = 0.04 \text{ mm}, \Delta z = < 1 \text{ mm}$ ■ 0.36 mm thick halogenefree FR4 coated with 17 µm copper.

■ Pads on one side, on the opposite side traces running to cable footprints,

Z.

connector side

■ Grouping each 18 pads.



RIKEN Symposium - Advanced Signal Processing in Nuclear Physics

→y (wire dir.)

Full Size Prototype Chamber

Pad- Readout Panel	-> INVENTOR (Krakow)
	-> PI Uni Heidelberg (cutouts, glueing of pad planes)
Radiator	-> INVENTOR (panels)
	-> IKP Uni Muenster (assembly)

Main frame, wire ledges, etc. -> PI Uni Heidelberg (production and assembly)



Three main production steps:

- glueing main frame to radiator
- electrical connections and applying the wire planes
 closing the chamber with padreadout panel

Construction

540 chambers are combined into barrel shape space frame subdivided into 18 supermodules. TRD covers 360° azimuth and $-0.9 < \eta < 0.9$.

The full TRD has (4 * 16 + 12) * 144 * 6 * 18 = 1,181,952 individual channels, it's the worlds biggest TRD with an active area close to the size of 4 tennis courts (751 m²).





2003/7/28

Supermodulalization



2003/7/28

ALICE Performance Requirement



Expected: dN_{ch}/dη ~ 8000 TPC/TRD should accept: 20000 primary charged particles.

Simulation:

Event data size

- Hits ~ 1.4 GB
- Digits ~ 1.1 GB

CPU time on 800MHz PIII

- Hits ~ 24h
- Digits ~ 15h

clear Physics

TRD Readout System - Strategy and Requirements



RIKEN Symposium - Advanced Signal Processing in Nuclear Physics

Limited Space in Supermodule



Power consumption < 50 mW/ch (50 kW total)

2003/7/28

Readout Board

0.6mm thickness, 4 layers PCB 4×4 Multi Chip Modules (MCM). Water cooling.



2003/7/28

TRD Readout System – Data Flow

■ Develop and analog/digital mixed custom LSI.

1. Preamplifier and shaper chip (PASA).

- 2. ADC and digital processing chip (TRAP).
- GTU (Global tracking unit) massively parallel **FPGA processor** → Level 1 trigger.

TRD data flow rate at ADC : 14.5 TB/s (30 MB / event).



2003/7/28

Time Scale



2003/7/28

PASA (Preamplifier and shaper chip)

- 18 ch. preamplifier and shaper
- 350 nm technology
- 12 mV/fC gain
- Noise: 1000 *e*
- Shaping time 120 ns
- Cross talk < 0.3 %
- Max power consumption < 10 mW
- Input dynamic range 164 fC.
- Output pulse level 1V.





TRAP Chip

KIP people are working for it.

Includes ...

21 ch. ADC:

10 MSPS, 10 bits, 1 clock latency.

 $< 1.5 \text{x} 1.5 \text{ mm}^2$ die size.

6 mW/channel.

TPP (Tracklet preprocessor):

Digital filters.

Continuously summing data for TP.

Event buffer: Store data.

TP (**Tracklet processor**):

four 120 MHz RISC MIMD processors Communication using quad port memory (full custom).

April 2002 TRAP1 (1st prototype) 120 nm process with 4.5 M transisters.





2003/7/28

Digital Filter and Local Tracking in TRAP

■ **Digital filters** are implemented in the TRAP chip.

- 1. Tail cancellation filter
- 2. Pedestal correction
- 3. Cross talk filter
- Primitive sums for fitting stage.

• Detector local tracking. Straight line fit: $y_i = a + b x_i$ (40 tracklets per chamber)



RIKEN Symposium - Advanced Signal Processing in Nuclear Physics

Local Tracking to Global Tracking



C++ & GEANT \rightarrow Floating \rightarrow nearly infinite digits.FPGA \rightarrow Non floating \rightarrow finite digits.Difficulty of response simulation and porting each other. Still being studied.

2003/7/28

DCS (Detector Control System) Board

- Limited size: 100 x 120 mm.Height: 10.5 mm max..
- First prototype April.
- Altera 100k gates FPGA flexibility.
- **ARM** core in FPGA.
- 32 MB RAM / 16 MB flash ROM.
- LINUX system on FPGA. a chamber = a Linux PC with 100 Base-T ethernet.
- TTCrx clock recovery.
- RS422, JTAG.
- LVDS clock & trigger driver.
- 16(24) bit ADC with 10 SPS.
- Design freeze.
- Prototype made and now Linux booted.





2003/7/28

Conclusions

 ALICE TRD project has many challenging technologies: Online tracking using full custom analog/digital mixed LSI (PASA and TRAP). MCM.
 Custom FPGA-Linux based intelligent control system (DCS).

■ Prototype test of MCM is done and final design MCM is now being developed.

■ We are testing prototype DCS board.

■ Chamber production: design is almost fixed. Started purchasing materials.

2003/7/28