



LHC-ATLAS実験の トリガーシステム

坂本 宏

東京大学素粒子物理

国際研究センター



内容

- ATLAS実験の概要
- ATLAS実験のトリガー・DAQへの要請
- トリガー戦略
- レベル1トリガーの実際
 - 概要
 - ミューオントリガーの実装
- 高位トリガーの実際




LHC-ATLAS実験

■ LHC加速器

- 7TeV+7TeV陽子・陽子衝突器
- $L=1 \times 10^{34} \text{cm}^{-2}\text{s}^{-1}$
- バンチ交叉40MHz=バンチ間隔25ns
- ミニマムバイアス100mb=1GHzイベントレート






LHC Progress Dashboard




Superconducting cable 1




Updated 30 Jun 2003

Data provided by A. Verweij AT-MAS



er
 etector
 omagnetic
 eter
 ronic
 rimeter

conducting
 yoke





トリガー・DAQへの要請

■ データサイズ


- 1億チャンネル強の読み出し
- イベントあたり2MB

■ トリガーレート


- ミニマムバイアス1GHz
- 物理トリガー140Hz

■ 放射線環境


- 10年で10krad~1Mrad
 - TID (Total Ionization Doze)
 - SEE (Single Event Effect)




ATLAS October, 1000 Evts - Neutron Flux Total, kHz/cm²




ATLAS October, 1000 Evts - Neutron Flux Total, kHz/cm²



ATLAS October, 1000 Evts - Ionization Dose, Gy/Run-Year



ATLAS October, 1000 Evts - Ionization Dose, Gy/Run-Year





トリガー戦略

■ 多段トリガーの採用

■ レベル1

- パイプライン、専用ハード、 $2\mu s$
- カロリメータとミュオンのみ

■ レベル2

- バッファメモリ、PCファーム、10ms
- 検出器の全分解能だがRoIのみ

■ イベントビルダー

■ レベル3

- イベントフィルター、PCファーム
- 全データの利用



Interaction rate
~1 GHz

Bunch crossing
rate 40 MHz

**LEVEL 1
TRIGGER**

< 75 (100) kHz

Regions of Interest

**LEVEL 2
TRIGGER**

~ 1 kHz

EVENT FILTER

~ 100 Hz

CALO MUON TRACKING

Pipeline
memories
(2.5us)

Derandomizers (~1ms)

Readout drivers
(RODs)

Readout buffers
(ROBs)

Event builder

Full-event buffers
and
processor sub-farms

Data recording



レベル1トリガーの実際

■ レベル1への入力


- カロリメータ
- ミューオンシステム

■ トリガー判定

- サブデテクタトリガー
- セントラルトリガープロセッサ

■ トリガー信号の配布



- TTC (Trigger/Timing Controller)





Calorimeter Trigger Algorithms I


- Analogue trigger towers
 - Separate em/had components
 - $\Delta\phi \times \Delta\eta = 0.1 \times 0.1$ or 0.2×0.2
- e/γ and τ/h clusters
 - Sliding windows
 - Isolation vetoes on em and had
- Jet clusters
 - Programmable cluster size
- Energy sums
 - $\Sigma E_T, E_t^{\text{miss}}$ out to $|\eta| < 4.9$
- Discriminate at 8 E_T thresholds
- Cluster/jet multiplicity to CTP





カロリメータトリガー

Overview of the trigger




June 26, 2002

ATLAS Overview Week at Clermont-Ferrand


Pre-Processor sub-system

- 8 PPr Crates
- In each crate:
 - 16 PPMs
 - 2 RODs








June 26, 2002


ATLAS Overview Week at Clermont-Ferrand




ATLAS Muon Spectrometer - Trigger scheme














トリガー用ASIC

Full spec. SLB ASIC
(ROHM 0.35 μ m) 9.7x9.7mm²




Enlarged view




High density memory cell

ROHM 0.6 μ m
4.5x4.5mm²




MWPC-readout
final version
(rad test)

ROHM 0.6 μ m
4.5x4.5mm²





PP-ASIC
integrated 16ch

4.5x4.5mm² core






スライステスト・ビームテスト








TID (Total Ionization Doze)






TIDスタディ

- 東大原子力総合センター
- Co60線源
- 22TBq







Single Event Effect (SEE)



Funelling in MOS :

Transient pulse in a node
 => upset in SRAM (latches)
 and error in logic circuits.

SEL: A highly ionizing particle trigger the parasitic thyristor contained in a bulk CMOS inverter.
 => Vdd-to-Vss short circuit.
 Destructive mechanism if no current limitation.
 Possible recovery by bias switch-off if the circuit is protected by a current limiter.




Single Event Upset (SEU)

Single Event Latchup (SEL)



SEEスタディ

- 東北大サイクロ
- 70MeVプロトンビーム
- ~1nAビーム



チップ名	フルエンス [$1/cm^2$]	ラッチアップ の有無	レジスタ の状態	レジスタ数	SEU の発生数	$\sigma_{SEU}[cm^2/bit]$
JRC(Chip1)	1.69×10^{12}	None	All-0	1024	79	4.6×10^{-14}
JRC(Chip2)	1.60×10^{12}	None	All-1	1024	18	1.1×10^{-14}
JRC(Chip3)	1.49×10^{12}	None	All-0	1024	69	4.5×10^{-14}
JRC(Chip4)	1.51×10^{12}	None	All-1	1024	19	1.2×10^{-14}
Total	6.29×10^{12}	None			185	2.8×10^{-14}


表 6.2.3: SEU 段面積の計算結果




セントラルトリガープロセッサ

■ レベル1トリガーの最終判定機構

- $\eta - \phi$ 情報
- ROIの決定
- L1A(Level 1 Accept)の生成



LUT Look-up Table
CMB Combinatorial Logic Device
DT Deadtime Logic







トリガータイミングコントロール

■ TTC (Trigger Timing Control)

- LHCクロックの供給
- L1A (Level 1 Accept)信号の供給
- BCR (Bunch Counter Reset)
- ECR (Event Counter Reset)
- Test Pulse



TTCvi VME Interface
TTCmi Machine Interface
TTCrx Receiver Chip





TTC Data Format

General frame




Broadcast command/data



DAQ・高位トリガー

- ROD: Read Out Driver
- ROL: Read Out Link
- ROB: Read Out Buffer
- ROS: Read Out System
- RoI: Region of Interest
- RoIB: RoI Builder
- L2SV: Level 2 Supervisor
- DFM: Data Flow Manager
- SFI: SubFarm Interface
- EF: Event Filter
- SFO: SubFarm Output


詳細は長坂さんの話で





レベル2トリガーの戦略

Regions of Interest (RoI)





まとめにかえて

■ ATLAS実験トリガーシステム

- バーティカルスライステスト
- ビームテスト2003～2004
- PRR (Production Readiness Review)
- 量産2004年度
- 組み込み2005年度～2006年度

■ 資料

- レベル1TDR
 - <http://atlas.web.cern.ch/Atlas/GROUPS/DAQTRIG/TDR/tdr.html>
- 高位トリガー・DAQ・検出器制御
 - <http://atlas-proj-hltdaqdcs-tdr.web.cern.ch/atlas-proj-hltdaqdcs-tdr/>